CS 193G

Lecture 4: CUDA Memories




Hardware Implementation of CUDA Memories

Host



- Each thread can:
 - Read/write per-thread registers
 - Read/write per-thread local memory
 - Read/write per-block shared memory
 - Read/write per-grid global memory
 - Read/only per-grid constant memory



CUDA Variable Type Qualifiers



Variable declaration	Memory	Scope	Lifetime
<pre>int var;</pre>	register	thread	thread
<pre>int array_var[10];</pre>	local	thread	thread
shared int shared_var;	shared	block	block
device int global_var;	global	grid	application
constant int constant_var;	constant	grid	application

- "automatic" scalar variables without qualifier reside in a register
 - compiler will spill to thread local memory
- "automatic" array variables without qualifier reside in thread-local memory

CUDA Variable Type Performance



Variable declaration	Memory	Penalty
<pre>int var;</pre>	register	1x
<pre>int array_var[10];</pre>	local	100x
shared int shared_var;	shared	1x
device int global_var;	global	100x
constant int constant_var;	constant	1x

- scalar variables reside in fast, on-chip registers
- shared variables reside in fast, on-chip memories
- thread-local arrays & global variables reside in uncached off-chip memory
- constant variables reside in cached off-chip memory

CUDA Variable Type Scale



Variable declaration	Instances	Visibility
<pre>int var;</pre>	100,000s	1
<pre>int array_var[10];</pre>	100,000s	1
shared int shared_var;	100s	100s
device int global_var;	1	100,000s
constant int constant_var;	1	100,000s

- 100Ks per-thread variables, R/W by 1 thread
- 100s shared variables, each R/W by 100s of threads
- 1 global variable is R/W by 100Ks threads
- 1 constant variable is readable by 100Ks threads

Where to declare variables?





Yes No

Outside of any function

In the kernel

Example – thread-local variables



```
// motivate per-thread variables with
// Ten Nearest Neighbors application
 global void ten nn(float2 *result, float2 *ps, float2 *qs,
                        size t num qs)
{
  // p goes in a register
  float2 p = ps[threadIdx.x];
  // per-thread heap goes in off-chip memory
  float2 heap[10];
  // read through num qs points, maintaining
  // the nearest 10 qs to p in the heap
  // write out the contents of heap to result
 © 2008 NVIDIA Corporation
```



```
// motivate shared variables with
// Adjacent Difference application:
// compute result[i] = input[i] - input[i-1]
 global void adj_diff_naive(int *result, int *input)
{
  // compute this thread's global index
 unsigned int i = blockDim.x * blockIdx.x + threadIdx.x;
 if(i > 0)
  {
    // each thread loads two elements from global memory
    int x i = input[i];
    int x i minus one = input[i-1];
   result[i] = x_i - x_i_minus_one;
 © 2008 NVIDIA Corporation
```



```
// motivate shared variables with
// Adjacent Difference application:
// compute result[i] = input[i] - input[i-1]
 global void adj_diff_naive(int *result, int *input)
{
  // compute this thread's global index
 unsigned int i = blockDim.x * blockIdx.x + threadIdx.x;
 if(i > 0)
  {
    // what are the bandwidth requirements of this kernel?
    int x i = input[i];
                                               Two loads
    int x i minus one = input[i-1];
   result[i] = x_i - x_i_minus_one;
 © 2008 NVIDIA Corporation
```



```
// motivate shared variables with
// Adjacent Difference application:
// compute result[i] = input[i] - input[i-1]
 global void adj diff naive(int *result, int *input)
{
  // compute this thread's global index
 unsigned int i = blockDim.x * blockIdx.x + threadIdx.x;
 if(i > 0)
  {
    // How many times does this kernel load input[i]?
    int x i = input[i]; // once by thread i
    int x i minus one = input[i-1]; // again by thread i+1
   result[i] = x_i - x_i_minus_one;
 © 2008 NVIDIA Corporation
```



```
// motivate shared variables with
// Adjacent Difference application:
// compute result[i] = input[i] - input[i-1]
 global void adj_diff_naive(int *result, int *input)
{
  // compute this thread's global index
 unsigned int i = blockDim.x * blockIdx.x + threadIdx.x;
 if(i > 0)
  {
    // Idea: eliminate redundancy by sharing data
    int x i = input[i];
    int x i minus one = input[i-1];
    result[i] = x_i - x_i minus one;
 © 2008 NVIDIA Corporation
```



```
// optimized version of adjacent difference
 global void adj diff(int *result, int *input)
 // shorthand for threadIdx.x
 int tx = threadIdx.x;
 // allocate a shared array, one element per thread
 shared int s data[BLOCK SIZE];
 // each thread reads one element to s data
 unsigned int i = blockDim.x * blockIdx.x + tx;
 s_data[tx] = input[i];
 // avoid race condition: ensure all loads
 // complete before continuing
   syncthreads();
```





```
// optimized version of adjacent difference
 global void adj diff(int *result, int *input)
 if(tx > 0)
   result[i] = s_data[tx] - s_data[tx-1];
 else if (i > 0)
    // handle thread block boundary
   result[i] = s_data[tx] - input[i-1];
```



```
// when the size of the array isn't known at compile time...
    global__ void adj_diff(int *result, int *input)
{
    // use extern to indicate a __shared__ array will be
    // allocated dynamically at kernel launch time
    extern __shared__ int s_data[];
    ...
}

// pass the size of the per-block array, in bytes, as the third
// argument to the triple chevrons
adj_diff<<<num_blocks, block_size, block_size * sizeof(int)>>>(r,i);
```

Optimization Analysis



Implementation	Original	Improved
Global Loads	2N	N + N/BLOCK_SIZE
Global Stores	N	N
Throughput	36.8 GB/s	57.5 GB/s
SLOCs	18	35
Relative Improvement	1x	1.57x
Improvement/SLOC	1x	0.81x

- Experiment performed on a GT200 chip
 - Improvement likely better on an older architecture
 - Improvement likely worse on a newer architecture
- Optimizations tend to come with a development cost

About Pointers



- Yes, you can use them!
- You can point at any memory space per se:

```
_device    int my global variable;
_constant__ int my_constant_variable = 13;
global void foo(void)
 shared int my shared variable;
int *ptr_to_global = &my_global_variable;
const int *ptr_to_constant = &my_constant_variable;
int *ptr to shared = &my shared variable;
*ptr_to_global = *ptr_to_shared;
```

About Pointers



- Pointers aren't typed on memory space
 - shared__ int *ptr;
 - Where does ptr point?
 - ptr is a __shared__ pointer variable, not a pointer to a __shared__ variable!

Don't confuse the compiler!



```
device int my global variable;
global void foo(int *input)
  shared int my shared variable;
int *ptr = 0;
if(input[threadIdx.x] % 2)
  ptr = &my global variable;
else
  ptr = &my shared variable;
// where does ptr point?
```

Advice



- Prefer dereferencing pointers in simple, regular access patterns
- Avoid propagating pointers
- Avoid pointers to pointers
 - The GPU would rather not pointer chase
 - Linked lists will not perform well
- Pay attention to compiler warning messages
 - Warning: Cannot tell what pointer points to, assuming global memory space
 - Crash waiting to happen



- Global memory resides in device memory (DRAM)
 - Much slower access than shared memory
- Tile data to take advantage of fast shared memory:
 - Generalize from adjacent_difference example
 - Divide and conquer






Partition data into subsets that fit into shared memory








Handle each data subset with one thread block






Load the subset from global memory to shared memory, using multiple threads to exploit memorylevel parallelism








Perform the computation on the subset from shared memory





Copy the result from shared memory back to global memory



- Carefully partition data according to access patterns
- Read-only constant memory (fast)
- R/W & shared within block > __shared__ memory (fast)
- R/W within each thread > registers (fast)
- Indexed R/W within each thread → local memory (slow)



Question:

```
_global__ void race(void)
{
    _shared__ int my_shared_variable;
    my_shared_variable = threadIdx.x;

// what is the value of
    // my_shared_variable?
}
```



- This is a race condition
- The result is undefined
- The order in which threads access the variable is undefined without explicit coordination
- Use barriers (e.g., __syncthreads) or atomic operations (e.g., atomicAdd) to enforce well-defined semantics



Use <u>syncthreads</u> to ensure data is ready for access



Use atomic operations to ensure exclusive access to a variable

```
// assume *result is initialized to 0
   global void sum(int *input, int *result)
{
   atomicAdd(result, input[threadIdx.x]);

   // after this kernel exits, the value of
   // *result will be the sum of the input
}
```

Resource Contention




- Atomic operations aren't cheap!
- They imply serialized access to a variable

```
__global___ void sum(int *input, int *result)
{
   atomicAdd(result, input[threadIdx.x]);
}
...
// how many threads will contend
// for exclusive access to result?
sum<<<B,N/B>>>(input,result);
```

Hierarchical Atomics





- Divide & Conquer
 - Per-thread atomicAdd to a shared partial sum
 - Per-block atomicAdd to the total sum

Hierarchical Atomics



```
global void sum(int *input, int *result)
  shared int partial sum;
// thread 0 is responsible for
// initializing partial sum
if(threadIdx.x == 0)
  partial sum = 0;
 syncthreads();
```

Hierarchical Atomics



```
global void sum(int *input, int *result)
// each thread updates the partial sum
atomicAdd(&partial sum,
          input[threadIdx.x]);
syncthreads();
// thread 0 updates the total sum
if(threadIdx.x == 0)
  atomicAdd(result, partial sum);
```

Advice




- Use barriers such as __syncthreads to wait until __shared__ data is ready
- Prefer barriers to atomics when data access patterns are regular or predictable
- Prefer atomics to barriers when data access patterns are sparse or unpredictable
- Atomics to <u>shared</u> variables are much faster than atomics to global variables
- Don't synchronize or serialize unnecessarily

Matrix Multiplication Example



- Generalize adjacent_difference example
- \bullet AB = A * B
 - Each element AB_{ii}
 - = dot(row(A,i),col(B,j))
- Parallelization strategy
 - Thread → AB_{ii}
 - 2D kernel



First Implementation



```
global void mat mul(float *a, float *b,
                      float *ab, int width)
// calculate the row & col index of the element
int row = blockIdx.y*blockDim.y + threadIdx.y;
int col = blockIdx.x*blockDim.x + threadIdx.x;
float result = 0;
// do dot product between row of a and col of b
for (int k = 0; k < width; ++k)
  result += a[row*width+k] * b[k*width+col];
ab[row*width+col] = result;
```

How will this perform?




How many loads per term of dot product?	2 (a & b) = 8 Bytes
How many floating point operations?	2 (multiply & addition)
Global memory access to flop ratio (GMAC)	8 Bytes / 2 ops = 4 B/op
What is the peak fp performance of GeForce GTX 260?	805 GFLOPS
Lower bound on bandwidth required to reach peak fp performance	GMAC * Peak FLOPS = 4 * 805 = 3.2 TB/s
What is the actual memory bandwidth of GeForce GTX 260?	112 GB/s
Then what is an upper bound on performance of our implementation?	Actual BW / GMAC = 112 / 4 = 28 GFLOPS

Idea: Use __shared__ memory to reuse global data




- Each input element is read by width threads
- Load each element into <u>shared</u> memory and have several threads use the local version to reduce the memory bandwidth



Tiled Multiply



- Partition kernel loop into phases
- Load a tile of both matrices intoshared each phase
- Each phase, each thread computes a partial result



Better Implementation



```
global void mat mul(float *a, float *b,
                       float *ab, int width)
 // shorthand
 int tx = threadIdx.x, ty = threadIdx.y;
 int bx = blockIdx.x, by = blockIdx.y;
 // allocate tiles in shared
                                memory
 shared float s a[TILE WIDTH][TILE WIDTH];
 shared float s b[TILE WIDTH][TILE WIDTH];
 // calculate the row & col index
 int row = by*blockDim.y + ty;
 int col = bx*blockDim.x + tx;
 float result = 0;
```

Better Implementation



```
// loop over the tiles of the input in phases
for(int p = 0; p < width/TILE WIDTH; ++p)</pre>
  // collaboratively load tiles into shared
  s a[ty][tx] = a[row*width + (p*TILE WIDTH + tx)];
  s b[ty][tx] = b[(m*TILE WIDTH + ty)*width + col];
  syncthreads();
  // dot product between row of s a and col of s b
  for (int k = 0; k < TILE WIDTH; ++k)
    result += s_a[ty][k] * s_b[k][tx];
  syncthreads();
ab[row*width+col] = result;
© 2008 NVIDIA Corporation
```

Use of Barriers in mat_mul



- Two barriers per phase:
 - <u>syncthreads</u> after all data is loaded into <u>shared</u> memory
 - syncthreads after all data is read from __shared___ memory
 - Note that second __syncthreads in phase p guards the load in phase p+1
- Use barriers to guard data
 - Guard against using uninitialized data
 - Guard against bashing live data

First Order Size Considerations



- Each thread block should have many threads
 - TILE WIDTH = $16 \rightarrow 16*16 = 256$ threads
- There should be many thread blocks
 - 1024*1024 matrices \rightarrow 64*64 = 4096 thread blocks
 - TILE_WIDTH = 16 → gives each SM 3 blocks, 768 threads
 - Full occupancy
- Each thread block performs 2 * 256 = 512 32b loads for 256 * (2 * 16) = 8,192 fp ops
 - Memory bandwidth no longer limiting factor

Optimization Analysis




Implementation	Original	Improved
Global Loads	2N ³	2N ² *(N/TILE_WIDTH)
Throughput	10.7 GFLOPS	183.9 GFLOPS
SLOCs	20	44
Relative Improvement	1x	17.2x
Improvement/SLOC	1x	7.8x

- Experiment performed on a GT200
- This optimization was clearly worth the effort
- Better performance still possible in theory

TILE_SIZE Effects







Memory Resources as Limit to Parallelism

Resource	Per GT200 SM	Full Occupancy on GT200
Registers	16384	<= 16384 / 768 threads = 21 per thread
shared Memory	16KB	<= 16KB / 8 blocks = 2KB per block

- Effective use of different memory resources reduces the number of accesses to global memory
- These resources are finite!
- The more memory locations each thread requires -> the fewer threads an SM can accommodate

Final Thoughts



- Effective use of CUDA memory hierarchy decreases bandwidth consumption to increase throughput
- Use <u>shared</u> memory to eliminate redundant loads from global memory
 - Use __syncthreads barriers to protect __shared__ data
 - Use atomics if access patterns are sparse or unpredictable
- Optimization comes with a development cost
- Memory resources ultimately limit parallelism
- Tutorials
 - thread_local_variables.cu
 - shared_variables.cu
 - matrix_multiplication.cu