## RWTHAACHEN UNIVERSITY

## Parallel Computer Architecture - Basics -

Christian Terboven [terboven@rz.rwth-aachen.de](mailto:terboven@rz.rwth-aachen.de) 29.07.2013 / Aachen, Germany

Stand: 22.07.2013
Version 2.3

## Agenda

- Overview: HPC Systems
- Processor Microarchitecture
- Shared-Memory Parallel Systems
- Distributed-Memory Parallel Systems (Cluster)
- General Purpose Graphic Processing Units (GPGPUs)
- Intel Xeon Phi Coprocessor
- Summary and Conclusions


## RWIHAACHEN UNIVERSITY

## Overview: HPC Systems

## Performance Metrics

## RWTHAACHEN UNIVERSTTY

- FLOPS = Floating Point Operation per Second
- Megaflops = $10^{6}$ FLOPS
- Gigaflops = $10^{9}$ FLOPS
- Teraflops = $10^{12}$ FLOPS
- Petaflops = $10^{15}$ FLOPS
- Memory Bandwidth: Rate at which data can be read from or stored into a semiconductor memory by a processor.
- Memory Latency: Delay incurred when a processors accesses data inside the main memory (data not in the cache).


## LINPACK Benchmark

- The theoretical peak performance is defined by the clock rate and cannot be achieved by a real application.
- The 500 fastest computer systems of the world are compared in the Top500 list:
- Updated in June at ISC (Germany) and November at SC (USA)
- LINPACK benchmark (www.top500.org): Parallel solution of a dense (random) linear equation system, performance measured in FLOPS
- Currently fastest system: MilkyWay-2 (China), 22.86 PF, 17.8 MW power
- Cluster of >32.000 cpus (Intel Xeon E5-2600) with >48.000 Intel Xeon Phi
- Example: Our Bull Cluster with about 1500 nodes
- Peak: 292.135,94 GFLOPS, 25448 cores (3.0 GHz Intel Xeon)
- Linpack: 219,8 TFLOPS (ranked 32 in 06/2011, ranked 111 in 11/2012)


## Top500 List Statistics: Processor Family

## RWTHAACHEN UNIVERSITY

Processor Generation System Share


| Xeon 5600-series <br> (Westmere-EP) | 197 | 39.4 | 27181446 | 50091608 | 3416154 |
| :--- | ---: | ---: | ---: | ---: | ---: |
| Intel Xeon E5 |  |  |  |  |  |

X86 has evolved as the main architecture for HPC systems.

RZ: Christian Terboven

## Top500 List Statistics: Number of Cores

## RWMHAACHEN UNIVERSTY



NEC/HP, IBM, Raytheon/Aspen Systems, NRCPCET, HP, Megware, SKIF, Atipa, Itautec,HP/WIPRO, Adtech, Clus tervision/Supermicro, Dell/Sun/IBM, IPE,
Nvidia, Tyan, Dell, SGI, Appro,Cray
Inc., Xenon Systems, Bull, NUDT, Acer Group, Lenovo, Intel, NEC, Self-
made, Fujitsu, Oracle, Inspur, Dawning, Supe rmicro, Hitachi, Eurotech, ManyCoreSoft, TPlatforms, RSC Group

## Our HPC Cluster from Bull: Overview

## RWTHAACHEN UNIVERSTTY



| Group | \# Nodes | Sum TFLOP | Sum Memory | \# Procs per Node | Memory per Node |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MPI-Small | 1098 | 161 | 26 TB | $2 \times$ Westmere-EP <br> $(3,06 \mathrm{GHz}, 6$ Cores, <br> 12 Threads $)$ | 24 GB |
| MPI-Large | 252 | 37 | 24 TB | 96 GB |  |
| SMP-Small | 135 | 69 | 17 TB | $4 \times$ Nehalem-EX <br> $(2,0 \mathrm{GHz}, 8$ Cores, <br> 16 Threads $)$ | 128 GB |
| SMP-Large | 36 | 18 | 18 TB | 512 GB |  |
| ScaleMP-vSMP | 8 gekoppelt | 4 | 4 TB | BCS: 4, vSMP: 16 | 4 TB gekoppelt |

## RWTHAACHEN UNIVERSITY

## Processor Microarchitecture

## Properties of modern Microarchitectures

- The program code (instructions) of the high level language (i.e. C/C++, Fortran) is translated into machine code by a compiler.
- The instructions are fetched from the main memory, decoded and executed in multiple steps (Pipelining). Conflicts are detected automatically and might lead to stall cycles.
- Modern (superscalar) processors are capable of executing multiple instructions in parallel (ILP = Instruction Level Parallelism).
- $\mathrm{CPI}=$ Clocks per Instruction, usually 0.5 to 2.0
- Loops have the highest potential for efficient execution


## Single Processor System (dying out) (1/2)

## RWIHAACHEN UNIVERSTTY

- Processor
- Fetch program from memory
- Execute program instructions
- Load data from memory
- Process data
- Write results back to memory
- Main Memory

- Input / Output is not covered here!


## Pipelining (1/2)

## RWTHAACHEN UNIVERSITY

- Pipelining: An implementation technique whereby multiple instructions are overlapped in execution (think of an assembly line for automobiles).
- Throughput: Number of instructions per time interval
- Speedup of pipelining: $\frac{\text { Time per instructions on unpipelined machine }}{\text { Number of pipeline stages }}$
- Example: Assume any (RISC) instruction can be implemented in at most 5 clock cycles:
- Instruction fetch cycle (IF)
- Instruction decode / register fetch cycle (ID)
- Execution / effective address cycle (EX)
- Memory access (MEM)
- Write-back cycle (WB)
- Pipeline model of example architecture: On each clock cycle, another instruction is fetched and begins its 5-cycle exec.:

| Instruction Number | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction i | IF | ID | EX | MEM | WB |  |  |  |  |
| Instruction i+1 |  | IF | ID | EX | MEM | WB |  |  |  |
| Instruction $\mathrm{i}+2$ |  |  | IF | ID | EX | MEM | WB |  |  |
| Instruction i+3 |  |  |  | IF | ID | EX | MEM | WB |  |
| Instruction i+4 |  |  |  |  | IF | ID | EX | MEM | WB |

- The major problems of pipelines:
- Structural hazards: Resource conflicts when hardware cannot support all possible combinations of overlapped instructions
- Data hazards: Instruction depends on result of previous instr.
- Control hazards: Branches or other interrupting events
$\rightarrow$ Any hazard leads to a pipeline stall.


## Memory Bottleneck

- There is a gap between core and memory performance.

Relative Performance


## Single Processor System (dying out) (2/2)

## RWTHAACHEN UNIVERSTTY

- CPU is fast
- Order of 3.0 GHz
- Caches:
- Fast, but expensive
- Thus small, order of MB
- Memory is slow
- Order of 0.3 GHz
- Large, order of GB

- A good utilization of caches is crucial for good performance of HPC applications!


## Visualization of the Memory Hierarchy

## RWTHAACHEN <br> UNIVERSTY

- Latency on our Intel Westmere-EP systems


Memory Footprint

## Memory Model: C/C++ vs. Fortran

- The order of multi-dimensional arrays (= matrices!) in C/C++ is different from the order in Fortran:
- C : int a[2][3]

| $a[0][0]$ | $a[0][1]$ | $a[0][2]$ | $a[1][0]$ | $a[1][1]$ | $a[1][2]$ | $\cdots$ | physical memory |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

- Fortran: INTEGER, $\operatorname{DIMENSION}(2,3):: A$

| $a(1,1)$ | $a(2,1)$ | $a(1,2)$ | $a(2,2)$ | $a(1,3)$ | $a(2,3)$ | $\ldots$ | physical memory |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

- Thus, the following is equivalent:
- C: int i[4][3][2]
- Fortran: INTEGER, DIMENSION(2, 3, 4) :: I
- C: Increment in the rightmost loop index for next element in cache
- Fortran: Incr. in the leftmost loop index for next element in cache


## Memory Hierarchy

- Since a large and fast memory is not feasible, the memory hierarchy has evolved and is getting deeper and deeper ...



## Why can't you buy a 4.0 GHz x86 CPU?

## RWTHAACHEN UNIVERSITY

- Because that beast would get too hot!



## Moore‘s Law still holds!

## RWTHAACHEN UNIVERSITY



## The number of transistors on a chip is still doubling every 24 months ...

... but the clock speed is no longer increasing that fast!

Instead, we will see many more cores per chip!

## Source: Herb Sutter

www.gotw.ca/publications/concurrency-ddj.htm

## Chip Multi-Threading (CMT)

- Traditional single-core processors can only process one thread at a time, spending a majority of time waiting for data from memory
- CMT refers to a processor's ability to process multiple software threads. Such capabilities can be implemented using a variety of methods, such as
- Having multiple cores on a single chip:

Chip Multi-Processing (CMP)

- Executing multiple threads on a single core:

Simultaneous Multi-Threading (SMT)

- A combination of both CMP and SMT.


## Dual-Core Processor System

## RWTHAACHEN UNIVERSTTY

- Since 2005/2006 Intel and AMD are producing dual-core processors for the mass market!
- In 2006/2007 Intel and AMD introduced quad-core processors.
- $\rightarrow$ Any recently bought PC or laptop is a multi-core system already!



## Simultaneous Multi-Threading (SMT)

## RWTHAACHEN <br> UNVEESTIT

- Each Core executes multiple threads simultaneously
- Typically there is one register set thread per thread
- But compute units are shared



## Today: Multiple Multi-Threaded Cores

## RWTHAACHEN UNIVERSITY

## - Combination of CMP and SMT at work:



## RWTHAACHEN UNIVERSTTY

## Shared-Memory Parallelism

## Example for a SMP system

## RWTH ACHEN UNIVERSTTY

- Dual-socket Intel Woodcrest (dual-core) system
- Two cores per chip, 3.0 GHz
- Each chip has 4 MB of L2 cache on-chip, shared by both cores
- No off-chip cache
- Bus: Frontsidebus
- SMP: Symmetric Multi Processor
- Memory access time is
 uniform on all cores
- Limited scalabilty


## Cache Coherence (cc)

- If there are multiple caches not shared by all cores in the system, the system takes care of the cache coherence.
- Example:
int a[some_number]; //shared by all threads
thread 1: a[0] = 23; thread 2: a[1] = 42;
--- thread + memory synchronization (barrier) ---
thread 1: $x=a[1] ; \quad$ thread 2: $y=a[0] ;$
- Elements of array a are stored in continuous memory range
- Data is loaded into cache in 64 byte blocks (cache line)
- Both a [0] and a [1] are stored in caches of thread 1 and 2
- After synchronization point all threads need to have the same view of (shared) main memory
- False Sharing: Parallel accesses to the same cache line may have a significant performance impact!


## False Sharing

## RWIHAACHEN UNIVERSTTY

- False Sharing: Parallel accesses to the same cache line may have a significant performance impact!


Caches are organized in lines of typically 64 bytes: integer array a[0-4] fits into one cache line.

Whenever one element of a cache line is updated, the whole cache line is invalidated.

Local copies of a cache line have to be re-loaded from the main memory and the computation may have to be repeated.

## Example for a cc-NUMA system

## RWTHAACHEN UNIVERSITY

- Dual-socket AMD Opteron (dual-core) system
- Two cores per chip, 2.4 GHz
- Each core has separate 1 MB of L2 cache on-chip
- No off-chip cache
- Interconnect: HyperTransport
- cc-NUMA:
- Memory access time is non-uniform
- Scalable (only if you do it right, as we will see)


## Non-uniform Memory

## RWTHAACHEN <br> UNIVERSTTY

- Serial code: all array elements are allocated in the memory of the NUMA node containing the core executing this thread

```
double* A;
A = (double*)
    malloc(N * sizeof(double));
for (int i = 0; i < N; i++) {
    A[i] = 0.0;
}
```



## First Touch Memory Placement

## RWIHAACHEN UNIVERSTTY

- First Touch w/ parallel code: all array elements are allocated in the memory of the NUMA node containing the core executing the thread initializing the respective partition

```
double* A;
```

```
A = (double*)
    malloc(N * sizeof(double));
```

```
omp_set_num_threads (2);
```

\#pragma omp parallel for
for (int $i=0 ; i<N ; i++)$ \{
A[i] $=0.0$;
\}


## Serial vs. Parallel Initialization

## RWTHAACHEN <br> UNIVERSITY

- Performance of OpenMP-parallel STREAM vector assignment measured on 2-socket Intel® Xeon® X5675 („,Westmere") using Intel® Composer XE 2013 compiler with different thread binding options:

STREAM (vector assignment) on 2x Intel Xeon X5675

—parallel init., compact binding
—parallel init., scatter binding

## Intel's Nehalem (1/3)

## RWIHAACHEN UNIVERSTTY



## Intel's Nehalem (2/3)

## RWIHAACHEN UNIVERSITY

- With each improvement in production technology the num-

| Merom ${ }^{1}$ <br> Mcrock <br> 65nmature | Penryn <br> NEW <br> Process <br> 45 nm | $\begin{aligned} & \text { Nehalem } \\ & \text { NEW } \\ & \text { Mcrochentledure } \\ & 45 \mathrm{~nm} \end{aligned}$ | Westmere $\begin{aligned} & \text { NEW } \\ & \text { Poccess } \\ & 32 \mathrm{nmm} \end{aligned}$ | Sandy Bridge <br> NEW Microarchitectur 32 nm |
| :---: | :---: | :---: | :---: | :---: |
| TOCK | TICK | TOCK | TICK | TOCK | ber of cores per chip increases.

- Minor modification to cache hierarchy: L3 cache is shared by all cores, L1 and L2 caches are per core.



## Intel‘s Nehalem (3/3)

- Technology
- 45 nm manufacturing process
- Integrated memory controller
- Intel QuickPath Interconnect replaces FrontsideBus
- Will offer cc-NUMA characteristics (see below)
- Simultaneous Multi-Threading (SMT) = Hyper-Threading
- Cache Hierarchy
- 32 KB L1 instruction cache +32 KB L1 data cache per core
- 256 KB L2 cache per core
- 2 or 3 MB L3 cache per core, but shared by all cores
- Number of pipeline stages: Core microarchitecture has only 12 stages (compared to 30 in latest Netburst architecture)


## Shared Memory Parallelization

## RWTHAACHEN <br> UNIVERSTIT

- Memory can be accessed by several threads running on different cores in a multi-socket multi-core system:



Look for tasks that can be executed simultaneously (task parallelism)

## RWIHAACHEN UNIVERSITY

## Distributed-Memory Parallelelism

## Example for a Cluster of SMP nodes

- Second level interconnect (network) is not cache coherent
- Typically used in High Performane Computing: InfiniBand
- Latency: <= 5 us
- Bandwidth: >= 1200 MB/s
- Also used: GigaBit Ethernet:
- Latency: <= 60 us
- Bandwidth: >= $100 \mathrm{MB} / \mathrm{s}$


Latency: Time required to send a message of size zero (that is: time to setup the communication)

Bandwidth: Rate at which large messages (>= 2 MB ) are transferred

## Distributed Memory Parallelization

## RNMHAACHEN <br> UNIVERSITY

- Each process has it‘s own distinct memory
- Communication via Message Passing


Decompose data into distinct chunks to be processed independently (data parallelism)

Example: ventricular assist device (VAD)

## Our HPC Cluster from Bull: Overview

## RWTHAACHEN UNIVERSTTY



| Group | \# Nodes | Sum TFLOP | Sum Memory | \# Procs per Node | Memory per Node |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MPI-Small | 1098 | 161 | 26 TB | $2 \times$ Westmere-EP <br> $(3,06 \mathrm{GHz}, 6$ Cores, <br> 12 Threads $)$ | 24 GB |
| MPI-Large | 252 | 37 | 24 TB | 96 GB |  |
| SMP-Small | 135 | 69 | 17 TB | $4 \times$ Nehalem-EX <br> $(2,0 \mathrm{GHz}, 8$ Cores, <br> 16 Threads $)$ | 128 GB |
| SMP-Large | 36 | 18 | 18 TB | 512 GB |  |
| ScaleMP-vSMP | 8 gekoppelt | 4 | 4 TB | BCS: 4, vSMP: 16 | 4 TB gekoppelt |

## RWTHAACHEN UNIVERSITY

## General Purpose Graphic Processing Units (GPGPUs)

## Motivation

## RWTHAACHEN UNIVERSITY

- Why to care about accelerators?
- Towards exa-flop computing (performance gain, but power constraints)
- Accelerators provide good performance per watt ratio (first step)


## PERFORMANCE DEVELOPMENT

| $\overline{1 \text { Eflop/s }}$ |
| :---: |
| $\overline{100 \text { Pflop/s }}$ |
| 10 Pflop/s |
| 1 Pflop/s |
| 100 Tflop/s |
| 10 Tflop/s |
| 1 Tflop/s |
| $100 \mathrm{Gflop} / \mathrm{s}$ |
| $10 \mathrm{Gflop} / \mathrm{s}$ |
| 1 Gflop/s |



## Motivation

## RWTHAACHEN <br> UNIVERSITY

- Accelerators/ co-processors
- GPGPUs (e.g. NVIDIA, AMD)
- Intel Many Integrated Core (MIC) Arch. (Intel Xeon Phi)
- FPGAs (e.g. Convey), ...


Performance Share


## GPGPUs

- GPGPUs = General Purpose Graphics Processing Units
- From fixed-function graphics pipeline to programmable processors for general purpose computations
- Programming paradigms
- CUDA, OpenCL, OpenACC, OpenMP 4.0,...
- Main vendors
- NVIDIA, e.g. Quadro, Tesla, Fermi, Kepler
- AMD, e.g. FireStream, Radeon
- "Manycore architecture"



## Comparison CPU $\Leftrightarrow$ GPU

- Different design



## CPU

- Optimized for low latencies
- Huge caches
- Control logic for out-of-order and speculative execution



## GPU

- Optimized for data parallel throughput
- Architecture tolerant of memory latency
- More transistors dedicated to computation


## GPU architecture: NVIDIA Kepler

- 7.1 billion transistors
- 13-15 streaming multiprocessors extreme (SMX)
- Each comprises 192 cores
- 2496-2880 cores
- Memory hierarchy
- Peak performance
- SP: 3.52 TFlops
- DP: 1.17 TFlops
- ECC support
- Compute capability: 3.5


GPU

- E.g. dynamic parallelism = possibility to launch dynamically new work from GPU


## Memory \& Execution Model

## RWTHAACHEN UNIVERSITY

- (Weak) memory model
- Host + device memory = separate entities
- No coherence between host + device
- Data synchronization/transfers (triggered by host)

- Host-directed execution model

1. Copy input data from CPU memory to GPU memory.
2. Execute the GPU program.
3. Copy results from GPU memory to CPU memory.
processing flow


## Programming Model

## RWTHAACHEN UNIVERSITY

- Parallel portion of application is executed as kernel on the device
- Kernel is executed as an array of threads
- All threads execute the same code
- GPU is a simple architecture
- Only few applications suit onto GPUs
- Optimize data accesses
(e.g. SoA instead of AoS, use on-chip memory)
- Launch many many threads to hide latencies
- GPU-"threads" are lightweight and fast switching
float $x=$ input[threadID];
float $y=$ func $(x)$;
output[threadID] = $y$;
- Stalls are hidden by switching to another without a stall


## RWTHAACHEN UNIVERSITY

## Intel Xeon Phi Coprocessor

## MIC Architecture

- Many Integrated Core (MIC) Architecture
- PCI Express Card ("co-processor")
- 60 cores @ 1090 MHz

- 4 HW threads per core
- 512-bit SIMD vectors

| 512 bit |  |  |  |  |  |  |  | $8 \times$ DP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| a7 | a6 | $a 5$ | a4 | a3 | a2 | a1 | a0 |  |
| + |  |  |  |  |  |  |  |  |
| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | $8 \times$ DP |
| = $=$ |  |  |  |  |  |  |  |  |
| $\begin{gathered} \text { a7+ } \\ \text { b7 } \end{gathered}$ | $\begin{gathered} \text { a6+ } \\ \text { b6 } \end{gathered}$ | $\begin{gathered} \mathrm{a} 5+ \\ \mathrm{b} 5 \end{gathered}$ | $\begin{gathered} \mathrm{a} 4+ \\ \mathrm{b} 4 \end{gathered}$ | $\begin{gathered} \text { a3+ } \\ \text { b3 } \end{gathered}$ | $\begin{gathered} \text { a2+ } \\ \text { b2 } \end{gathered}$ | $\begin{gathered} \text { a1+ } \\ \text { b1 } \end{gathered}$ | $\begin{gathered} \mathrm{a} 0+ \\ \mathrm{b} 0 \end{gathered}$ | $8 \times$ DP |

- Peak Performance
- DP:~1 TFlops
- Memory hierarchy



## Architecture (1/2)

## RWIHAACHEN UNIVERSTY



Source: Intel
Intel Xeon Phi Coprocessor

- 1 x Intel Xeon Phi @ 1090 MHz
- 60 Cores (in-order)
- ~ 1 TFLOPS DP Peak
- 4 hardware threads per core
- 8 GB GDDR5 memory
- 512-bit SIMD vectors (32 registers)
- Fully-coherent L1 and L2 caches

- Plugged into PCI Express bus


## Architecture (2/2)

## RWTH AACHEN UNIVERSTTY



## Xeon Phi Nodes at RWTH Aachen



## RWIHAACHEN UNIVERSTTY

## Summary and Conclusions

## Summary and Conclusion

## RWTHAACHEN UNIVERSITY

- With a growing number of cores per system, even the desktop or notebook has become a parallel computer.
- Only parallel programs will profit from new processors!
- SMP boxes are building blocks of large parallel systems.
- Memory hierarchies will grow further.
- CMP + SMT architecture is very promising for large, memory bound problems.
- Program optimization strategies:
- Memory Hierarchy

- Many Cores
- Tree-like networks

The End

## RWTHAACHEN UNIVERSITY

Thank you for your attention.

