

## **CS 193G**

#### **Lecture 5: Parallel Patterns I**

#### **Getting out of the trenches**



So far, we've concerned ourselves with low-level details of kernel programming

- Mapping of threads to work
- Launch grid configuration
  - shared memory management
- Resource allocation

Lots of moving parts

Hard to see the forest for the trees

#### **CUDA Madlibs**



global void foo(...) { extern \_\_\_\_\_shared \_\_\_\_\_smem[]; int i = ??? // now what??? } int B = ??? int N = ??? int S = ??? foo<<<B,N,S>>>();





Think at a higher level than individual CUDA kernels

Specify what to compute, not how to compute it

Let programmer worry about algorithm

Defer pattern implementation to someone else

#### Common Parallel Computing Scenarios



Many parallel threads need to generate a single result → Reduce

Many parallel threads need to partition data → Split

Many parallel threads produce variable output / thread → Compact / Expand



Partition data to operate in well-sized blocks

- Small enough to be staged in shared memory
- Assign each data partition to a thread block
- No different from cache blocking!

#### **Provides several performance benefits**

- Have enough blocks to keep processors busy
- Working in shared memory cuts memory latency dramatically
- Likely to have coherent access patterns on load/store to shared memory






Partition data into subsets that fit into shared memory








Handle each data subset with one thread block






Load the subset from global memory to shared memory, using multiple threads to exploit memorylevel parallelism








Perform the computation on the subset from shared memory





Copy the result from shared memory back to global memory



All CUDA kernels are built this way

- Blocking may not matter for a particular problem, but you're still forced to think about it
- Not all kernels require <u>shared</u> memory
- All kernels do require registers

All of the parallel patterns we'll discuss have CUDA implementations that exploit blocking in some fashion

#### Reduction




**Reduce** vector to a single value

- Via an associative operator (+, \*, min/max, AND/OR, …)
- **CPU: sequential implementation**

for(int i = 0, i < n, ++i) ...</pre>

**GPU: "tree"-based implementation** 



#### **Serial Reduction**

**{** 

}




```
// reduction via serial iteration
float sum(float *data, int n)
```

```
float result = 0;
for(int i = 0; i < n; ++i)
{
    result += data[i];
}</pre>
```

return result;


#### **Parallel Reduction – Interleaved**





#### **Parallel Reduction – Contiguous**





# CUDA Reduction global void block\_sum(float \*input, float \*results, size t n)

extern \_\_\_\_\_shared\_\_\_float sdata[]; int i = ..., int tx = threadIdx.x;

{

// load input into \_\_shared\_\_ memory
float x = 0;
if(i < n)
 x = input[i];
sdata[tx] = x;
 syncthreads();</pre>



```
CUDA Reduction
// block-wide reduction in shared
                                       mem
for(int offset = blockDim.x / 2;
    offset > 0;
    offset >>= 1)
{
 if(tx < offset)</pre>
  {
    // add a partial sum upstream to our own
    sdata[tx] += sdata[tx + offset];
  }
  syncthreads();
```

}

#### **CUDA Reduction**

{

}

}



// finally, thread 0 writes the result
if(threadIdx.x == 0)

// note that the result is per-block
// not per-thread
results[blockIdx.x] = sdata[0];

#### An Aside

**{** 

}



```
// is this barrier divergent?
for(int offset = blockDim.x / 2;
    offset > 0;
    offset >>= 1)
```

syncthreads();

#### An Aside



```
// what about this one?
 global void do i halt(int *input)
{
 int i = ...
 if(input[i])
  {
     •
      syncthreads(); // a divergent barrier
                     // hangs the machine
  }
```

#### **CUDA Reduction**

{

• • •



// global sum via per-block reductions
float sum(float \*d\_input, size\_t n)

size t block size = ..., num blocks = ...;

// allocate per-block partial sums
// plus a final total sum
float \*d\_sums = 0;
cudaMalloc((void\*\*)&d\_sums,
 sizeof(float) \* (num\_blocks + 1));

#### **CUDA Reduction**



// reduce per-block partial sums
int smem\_sz = block\_size\*sizeof(float);
block\_sum<<<num\_blocks,block\_size,smem\_sz>>>
 (d\_input, d\_sums, n);

// reduce partial sums to a total sum
block\_sum<<<1,block\_size,smem\_sz>>>
d\_sums, d\_sums + num\_blocks, num\_blocks);

// copy result to host
float result = 0;
cudaMemcpy(&result, d\_sums+num\_blocks, ...);
return result;

#### **Caveat Reductor**




What happens if there are too many partial sums to fit into <u>shared</u> memory in the second stage?

What happens if the temporary storage is too big?

Give each thread more work in the first stage Sum is associative & commutative

- Order doesn't matter to the result
- We can schedule the sum any way we want
  - → serial accumulation before block-wide reduction



#### **Parallel Reduction Complexity**



Log(N) parallel steps, each step S does N/2<sup>S</sup> independent ops

- Step Complexity is O(log N)
- For  $N=2^{D}$ , performs  $\sum_{S \in [1..D]} 2^{D-S} = N-1$  operations Work Complexity is O(N) - It is work-efficient
  - i.e. does not perform more operations than a sequential algorithm
- With *P* threads physically in parallel (*P* processors), time complexity is O(*N*/*P* + log *N*)
  - Compare to O(N) for sequential reduction





#### Given:array of true and false elements (and payloads)

FlagTFFFTFPayload31704163

Return an array with all true elements at the beginning



**Examples: sorting, building trees** 

#### Variable Output Per Thread: Compact





**Remove null elements** 





#### Variable Output Per Thread: General Case





#### **Reserve Variable Storage Per Thread**





#### Split, Compact, Expand



Each thread must answer a simple question:

"Where do I write my output?"

The answer depends on what other threads write!

Scan provides an efficient parallel answer

#### Scan (a.k.a. Parallel Prefix Sum)



Given an array  $A = [a_0, a_1, ..., a_{\underline{n}-1}]$ and a binary associative operator  $\oplus$  with identity *I*,

 $\operatorname{scan}(\mathsf{A}) = [I, a_0, (a_0 \oplus a_1), \dots, (a_0 \oplus a_1 \oplus \dots \oplus a_{n-2})]$ 

**Prefix sum:** if  $\oplus$  is addition, then scan on the series



returns the series

#### **Applications of Scan**



Scan is a simple and useful parallel building block for many parallel algorithms:

- Radix sort
- Quicksort (seg. scan)
- String comparison
- Lexical analysis
- Stream compaction
  - **Run-length encoding**

- Polynomial evaluation
   Solving recurrences
   Tree operations
- Histograms
- Allocation
- Etc.

Fascinating, since scan is **unnecessary** in sequential computing!

#### **Serial Scan**



```
int input[8] = {3, 1, 7, 0, 4, 1, 6, 3};
int result[8];
int running sum = 0;
for(int i = 0; i < 8; ++i)</pre>
{
  result[i] = running sum;
  running sum += input[i];
}
```

// result =  $\{0, 3, 4, 11, 11, 15, 16, 22\}$ 






Assume array is already in shared memory

See Harris, M., S. Sengupta, and J.D. Owens. "Parallel Prefix Sum (Scan) in CUDA", GPU Gems 3







#### Iteration 0, *n-1* threads

Each  $\bigoplus$  corresponds to a single thread.

Iterate log(n) times. Each thread adds value *stride* elements away to its own value








Each  $\bigoplus$  corresponds to a single thread.

Iterate log(n) times. Each thread adds value offset elements away to its own value





Iteration *i*, *n*-2<sup>*i*</sup> threads

Each  $\bigoplus$  corresponds to a single thread.

Iterate log(n) times. Each thread adds value offset elements away to its own value.

Note that this algorithm operates in-place: no need for double buffering








We have an inclusive scan result





For an exclusive scan, right-shift through <a href="mailto:shared\_memory">shared\_memory</a>

- Note that the unused final element is also the sum of the entire array
  - Often called the "carry"
  - Scan & reduce in one pass

### 

unsigned int i = ...

```
// load input into _____shared____memory
int sum = input[i];
sdata[threadIdx.x] = sum;
_____syncthreads();
```

CUDA Block-wise Inclusive Scan
for(int o = 1; o < blockDim.x; o <<= 1)
{
 if(threadIdx.x >= o)
 sum += sdata[threadIdx.x - o];

// write my partial sum
sdata[threadIdx.x] = sum;

#### **CUDA Block-wise Inclusive Scan**



// we're done!

}

// each thread writes out its result
result[i] = sdata[threadIdx.x];





Block 0

Input:															
55	4	4	5	4	0	0	4	2	5	5	1	3	1	5	
Result:															
5 10	14	18	23	27	27	27	31	33	38	43	44	47	48	53	
Block 1															
Input	:														
1 2	3	0	3	0	2	3	4	4	3	2	2	5	5	0	
Result:															
1 3	6	6	9	9	11	14	18	22	25	27	29	34	39	39	


#### **Results are Local to Each Block**



Need to propagate results from each block to all subsequent blocks

2-phase scan1. Per-block scan & reduce2. Scan per-block sums

Final update propagates phase 2 data and transforms to exclusive scan result



#### **Summing Up**



Patterns like reduce, split, compact, scan, and others let us reason about data parallel problems abstractly

Higher level patterns are built from more fundamental patterns

Scan in particular is **fundamental** to parallel processing, but unnecessary in a serial world

Get others to implement these for you! → but not until after MP3